Publications and Presentations by the ACIS Lab

Found 5 results
Sort by: Author Title Type [ Year (Desc)]
Filters: Author is M. T. O'Keefe  [Clear All Filters]
1994
W. Shang, M. T. O'Keefe, and J. A. B. Fortes, “On loop transformations for generalized cycle shrinking”, Parallel and Distributed Systems, IEEE Transactions , vol. 5, no. 2, 1994.
1992
M. T. O'Keefe and J. A. B. Fortes, “On the Relationship Between Two Systolic Array Design Methodologies”, IEEE Transactions on Computers, vol. 42, 1992.
1986
M. T. O'Keefe and J. A. B. Fortes, “A Comparative Study of Two Systematic Design Methodologies for Systolic Arrays”, International Conference on Parallel Processing. p. 672-675, 1986.
M. T. O'Keefe and J. A. B. Fortes, “A Comparative Study of Two Systematic Design Methodologies for Systolic Arrays (Extended Version)”, International Workshop on Parallel Agorithms and Architectures. p. 313-324, 1986.
M. T. O'Keefe and J. A. B. Fortes, “Degradable Processor Arrays”, International Conference on Parallel Processing. p. 672-675, 1986.