Publications and Presentations by the ACIS Lab

Found 4 results
Sort by: [ Author (Asc)] Title Type Year
Filters: Author is M. T. O'Keefe  [Clear All Filters]
A B C D E F G H I J K L M N O P Q R S T U V W X Y Z 
O
M. T. O'Keefe and J. A. B. Fortes, “Degradable Processor Arrays”, International Conference on Parallel Processing. p. 672-675, 1986.
M. T. O'Keefe and J. A. B. Fortes, “A Comparative Study of Two Systematic Design Methodologies for Systolic Arrays (Extended Version)”, International Workshop on Parallel Agorithms and Architectures. p. 313-324, 1986.
M. T. O'Keefe and J. A. B. Fortes, “A Comparative Study of Two Systematic Design Methodologies for Systolic Arrays”, International Conference on Parallel Processing. p. 672-675, 1986.
M. T. O'Keefe and J. A. B. Fortes, “On the Relationship Between Two Systolic Array Design Methodologies”, IEEE Transactions on Computers, vol. 42, 1992.