Publications and Presentations by the ACIS Lab

Found 28 results
Sort by: [ Author (Asc)] Title Type Year
Filters: First Letter Of Last Name is L  [Clear All Filters]
A B C D E F G H I J K [L] M N O P Q R S T U V W X Y Z   [Show ALL]
L
N. Lopez-Benitez and J. A. B. Fortes, “Detailed Modeling and Reliability Analysis of Fault-Tolerant Processor Arrays”, IEEE Transactions on Computers, vol. 41, 1992.
M. S. Lundstrom, N. Kapadia, and J. A. B. Fortes, “The Computational Electronics Hub: A Network-Based Simulation Laboratory”, Workshop on Materials and Process Research and the Information Highway. 1996.
M. S. Lunsstrom, G. W. Neudeck, J. A. B. Fortes, N. Kapadia, and C. Takoudis, “WWW-Based Computation in Microelectronics Computation and Research”, 13th Biennial University Government Industry Microelectronics Symposium. 1999.

Pages