Publications and Presentations by the ACIS Lab

Found 48 results
Sort by: [ Author (Asc)] Title Type Year
Filters: First Letter Of Last Name is F  [Clear All Filters]
A B C D E [F] G H I J K L M N O P Q R S T U V W X Y Z   [Show ALL]
J. A. B. Fortes and M. Davis, “Space-Time Delay Architectures for Molecular Electronics”, in 2nd IEEE Conference on Nanotechnology (IEEE NANO 2002), 2002.
J. A. B. Fortes and C. S. Raghavendra, “Dynamically Reconfigurable Fault Tolerant Array Processors”, 14th International Symposium on Fault-Tolerant Computing. p. 386-392, 1984.
J. A. B. Fortes and D. I. Moldovan, “Parallelism Detection and Transformation Techniques Useful for VLSI Algorithms”, Journal of Parallel and Distributed Computing, p. 277-301, 1985.
J. 'A. B. Fortes, V. Ravinuthula, J. Harris, and R. J. Figueiredo, “Using Time and Redundancy for Nanocomputation”, in Government Microcircuit Application and Critical Technology Conference (GOMACTech-05), 2005.
J. A. B. Fortes, “Status and Future of DEFT: A Design-for-Testability Expert Systems”, in IEEE Computer Society VLSI Workshop, 1987.
J. A. B. Fortes, “Future Challenges in VLSI System Design”, in IEEE Computer Society Annual Symposium on VLSI, 2003.
J. A. B. Fortes and F. Parisi-Presicce, “Optimal Linear Shcedules for the Parallel Execution of Algorithms”, 1984 International Conference on Parallel Processing. p. 322-330, 1984.
J. A. B. Fortes and D. I. Moldovan, “Data Broadcasting in Linearly Scheduled Array Processors”, 11th International Symposium on Computer Architecture. p. 224-232, 1984.
J. A. B. Fortes, “Probabilistic Computation”, in 2006 IEEE Conference on Nanotechnology (IEEE-NANO 2006), 2006.
J. A. B. Fortes, “Algorithm Reconfiguration Techniques for Gracefully Degradable Processor Arrays”, in International Workshop on Systolic Arrays, 1986.
J. A. B. Fortes, R. J. Figueiredo, and M. S. Lundstrom, “Virtual Computing Infrastructures for Nanoelectronics Simulation”, Proceedings of the IEEE, vol. 93, p. 1839-1847, 2005.
J. 'A. B. Fortes, “Transnational Digital Government Research”, in 6th Annual National Conference on Digital Government Research, 2005.
J. A. B. Fortes, K. S. Fu, and B. Wah, “Systemic Approaches to the Design of Algorithmically Specified Systolic Arrays”, 1985 International Conference on Acoustics, Signal and Speech Processing, vol. 1. p. 300-303, 1985.
J. A. B. Fortes, M. Davis, J. Harris, and R. Figueiredo, “Nanoelectronic Adaptive Systems”, in Government Microcircuit Applications and Critical Technology Conference (GOMACtech), 2003.
J. A. B. Fortes and C. S. Raghavendra, “Gracefully Degradable Processor Arrays”, IEEE Transactions on Computers, vol. C-34, p. 1033-1045, 1985.
X. Fu, T. Li, and J. A. B. Fortes, “ORBIT: Effective Instruction Queue Soft-error Vulnerability Mitigation on Simultaneous Multithreaded Architectures using Operand Readiness-based Instruction Dispatch”, in International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD), 2008.
X. Fu, T. Li, and J. Fortes, “Reliable Express Virtual Channel based Network-on-Chip under the Impact of Technology Scaling”, in International Symposium on Quality Electronic Design (ISQED), 2013.
X. Fu, T. Li, and J. A. B. Fortes, “Sim-SODA: A Unified Framework for Architectural Level Software Reliability Analysis”, in 33rd Annual International Symposium on Computer Architecture - Benchmarking and Simulation: Workshop on Modeling, 2006.
X. Fu, T. Li, and J. A. B. Fortes, “NBTI Tolerant Microarchitecture Design in the Presence of Process Variation”, in 41st International Symposium on Microarchitecture (Micro-41 2008), 2008.
X. Fu, T. Li, and J. A. B. Fortes, “Combined Circuit and Microarchitecture Techniques for Effective Soft Error Robustness in SMT Processors”, in International Conference on Dependable Systems and Networks (DSN), 2008.
X. Fu, T. Li, and J. A. B. Fortes, “Soft Error Vulnerability Aware Process Variation Mitigation”, The 15th International Symposium on High-Performance Computer Architecture. 2009.
X. Fu, W. Zhang, T. Li, and J. A. B. Fortes, “Optimizing Instruction Queue Reliability to Soft Error on Simultaneous Multithreaded Architectures”, in International Conference on Parallel Processing (ICPP), 2008.
X. Fu, J. Poe, T. Li, and J. A. B. Fortes, “Characterizing Microarchitecture Soft Error Vulnerability Phase Behavior”, in International Symposium on Modeling, Analysis, and Simulation of Computer and Telecommunication Systems, 2006.